LMC6034 CMOS Quad Operational Amplifier

General Description
The LMC6034 is a CMOS quad operational amplifier which can operate from either a single supply or dual supplies. Its performance features include an input common-mode range that reaches ground, low input bias current, and high voltage gain into realistic loads, such as 2 kΩ and 600Ω. This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process. See the LMC6032 datasheet for a CMOS dual operational amplifier with these same features. For higher performance characteristics refer to the LMC660.

Features
- Specified for 2 kΩ and 600Ω loads
- High voltage gain 126 dB
- Low offset voltage drift 2.3 μV/°C
- Ultra low input bias current 40 fA
- Input common-mode range includes V−
- Operating Range from ±5V to ±15V supply
- I1SS  400 μA/amplifier; independent of V+
- Low distortion 0.01% at 10 kHz
- Slew rate 1.1 V/μs
- Improved performance over TLC274

Applications
- High-impedance buffer or preamplifier
- Current-to-voltage converter
- Long-term integrator
- Sample-and-hold circuit
- Medical instrumentation

Connection Diagram

Ordering Information

<table>
<thead>
<tr>
<th>Temperature Range</th>
<th>Package</th>
<th>NSC Drawing</th>
<th>Transport Media</th>
</tr>
</thead>
<tbody>
<tr>
<td>Industrial</td>
<td>14-Pin Molded DIP</td>
<td>N14A</td>
<td>Rail</td>
</tr>
<tr>
<td>−40°C ≤ TJ ≤ +85°C</td>
<td>LMC6034IN</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>14-Pin Small Outline</td>
<td>M14A</td>
<td>Tape and Reel</td>
</tr>
<tr>
<td></td>
<td>LMC6034IM</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Differential Input Voltage \( \pm \) Supply Voltage
Supply Voltage \( V^+ - V^- \) 16V
Output Short Circuit to \( V^+ \) (Note 10)
Output Short Circuit to \( V^- \) (Note 2)
Lead Temperature (Soldering, 10 sec.) \( 260^\circ \)C
Storage Temperature Range \( -65^\circ \)C to \( +150^\circ \)C
Power Dissipation (Note 3)
Voltage at Output/Input Pin \( V^+ \) = 0.3V, \( V^- \) = 0.3V
Current at Output Pin \( \pm 18 \) mA
Current at Input Pin \( \pm 5 \) mA
Current at Power Supply Pin 35 mA
Junction Temperature (Note 3) 150\(^\circ\)C
ESD Tolerance (Note 4) 1000V

Operating Ratings (Note 1)
Temperature Range \( -40^\circ\)C \( \leq T_J \leq +85^\circ\)C
Supply Voltage Range 4.75V to 15.5V
Power Dissipation (Note 11)
Thermal Resistance \((r_{th})\), (Note 12)
14-Pin DIP 85\(^\circ\)C/W
14-Pin SO 115\(^\circ\)C/W

DC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for \( T_J = 25\(^\circ\)C. **Boldface** limits apply at the temperature extremes. \( V^+ = 5\) V, \( V^- = GND = 0\) V, \( V_{CM} = 1.5\) V, \( V_{OUT} = 2.5\) V, and \( R_L > 1\) M\(\Omega\) unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Typical (Note 5)</th>
<th>LMC6034I Limit (Note 6)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{OS} )</td>
<td>Input Offset Voltage</td>
<td></td>
<td>1</td>
<td>9</td>
<td>mV</td>
</tr>
<tr>
<td>( \Delta V_{OS}/\Delta T )</td>
<td>Input Offset Voltage Average Drift</td>
<td></td>
<td>2.3</td>
<td></td>
<td>( \mu V/\degree C )</td>
</tr>
<tr>
<td>( I_B )</td>
<td>Input Bias Current</td>
<td></td>
<td>0.04</td>
<td>200</td>
<td>pA</td>
</tr>
<tr>
<td>( I_{OS} )</td>
<td>Input Offset Current</td>
<td></td>
<td>0.01</td>
<td>100</td>
<td>pA</td>
</tr>
<tr>
<td>( R_{IN} )</td>
<td>Input Resistance</td>
<td>( &gt;1 )</td>
<td></td>
<td>Tera(\Omega)</td>
<td></td>
</tr>
<tr>
<td>CMRR</td>
<td>Common Mode Rejection Ratio</td>
<td>( 0) ( \leq V_{CM} \leq 12) V ( V^+ \leq 15) V</td>
<td>83</td>
<td>63</td>
<td>dB</td>
</tr>
<tr>
<td>( +PSRR )</td>
<td>Positive Power Supply Rejection Ratio</td>
<td>( 5) ( \leq V^+ \leq 15) V ( V_O \geq 2.5) V</td>
<td>83</td>
<td>63</td>
<td>dB</td>
</tr>
<tr>
<td>( -PSRR )</td>
<td>Negative Power Supply Rejection Ratio</td>
<td>( 0) ( \leq V^- \leq -10) V</td>
<td>94</td>
<td>74</td>
<td>dB</td>
</tr>
<tr>
<td>( V_{CM} )</td>
<td>Input Common-Mode Voltage Range</td>
<td>( V^+ ) ( -5) V &amp; ( +15) V ( V^- ) ( -2.6) V</td>
<td>( -0.4 )</td>
<td>0</td>
<td>V max</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>( V^+ ) ( -1.9 )</td>
<td>( V^+ ) ( -2.3 )</td>
</tr>
<tr>
<td>( A_V )</td>
<td>Large Signal Voltage Gain ( R_L = 2) k(\Omega) (Note 7)</td>
<td>Sourcing Sinking</td>
<td>2000</td>
<td>200</td>
<td>V/mV min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>500</td>
<td>90</td>
<td>V/mV min</td>
</tr>
<tr>
<td></td>
<td>( R_L = 600)(\Omega) (Note 7)</td>
<td>Sourcing Sinking</td>
<td>1000</td>
<td>100</td>
<td>V/mV min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>250</td>
<td>50</td>
<td>V/mV min</td>
</tr>
<tr>
<td>Symbol</td>
<td>Parameter</td>
<td>Conditions</td>
<td>Typical (Note 5)</td>
<td>LMC6034I Limit (Note 6)</td>
<td>Units</td>
</tr>
<tr>
<td>--------</td>
<td>-----------</td>
<td>------------</td>
<td>------------------</td>
<td>-------------------------</td>
<td>-------</td>
</tr>
<tr>
<td>$V_O$</td>
<td>Output Voltage Swing</td>
<td>$V^+ = 5V$ $R_L = 2k\Omega$ to 2.5V</td>
<td>4.87</td>
<td>2.20</td>
<td>V min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.10</td>
<td>0.25</td>
<td>V max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V^+ = 5V$ $R_L = 600\Omega$ to 2.5V</td>
<td>4.61</td>
<td>4.00</td>
<td>V min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.30</td>
<td>0.63</td>
<td>V max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V^+ = 15V$ $R_L = 2k\Omega$ to 7.5V</td>
<td>14.63</td>
<td>13.50</td>
<td>V min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.26</td>
<td>0.45</td>
<td>V max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V^+ = 15V$ $R_L = 600\Omega$ to 7.5V</td>
<td>13.90</td>
<td>12.50</td>
<td>V min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.79</td>
<td>1.45</td>
<td>V max</td>
</tr>
<tr>
<td>$I_O$</td>
<td>Output Current</td>
<td>$V^+ = 5V$ Sourcing, $V_O = 0V$</td>
<td>22</td>
<td>13</td>
<td>mA min</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sinking, $V_O = 5V$</td>
<td>21</td>
<td>13</td>
<td>mA min</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V^+ = 15V$ Sourcing, $V_O = 0V$</td>
<td>40</td>
<td>23</td>
<td>mA min</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sinking, $V_O = 13V$ (Note 10)</td>
<td>39</td>
<td>23</td>
<td>mA min</td>
</tr>
<tr>
<td>$I_S$</td>
<td>Supply Current</td>
<td>All Four Amplifiers $V_O = 1.5V$</td>
<td>1.5</td>
<td>2.7</td>
<td>mA max</td>
</tr>
</tbody>
</table>
## AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ$C. **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = \text{GND} = 0\text{V}$, $V_{\text{CM}} = 1.5\text{V}$, $V_{\text{OUT}} = 2.5\text{V}$, and $R_L > 1\text{M}$ unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Typical (Note 5)</th>
<th>LMC6034I Limit (Note 6)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>SR</td>
<td>Slew Rate</td>
<td>(Note 8)</td>
<td>1.1</td>
<td>0.8</td>
<td>$V/\mu\text{s}$</td>
</tr>
<tr>
<td>GBW</td>
<td>Gain-Bandwidth</td>
<td>Product</td>
<td>1.4</td>
<td>1.4</td>
<td>MHz</td>
</tr>
<tr>
<td>$\phi_M$</td>
<td>Phase Margin</td>
<td></td>
<td>50</td>
<td></td>
<td>Deg</td>
</tr>
<tr>
<td>$G_M$</td>
<td>Gain Margin</td>
<td></td>
<td>17</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>$e_n$</td>
<td>Input-Referred Voltage Noise</td>
<td>$F = 1\text{kHz}$</td>
<td>22</td>
<td></td>
<td>$\text{nV}/\sqrt{\text{Hz}}$</td>
</tr>
<tr>
<td>$i_n$</td>
<td>Input-Referred Current Noise</td>
<td>$F = 1\text{kHz}$</td>
<td>0.0002</td>
<td></td>
<td>$\text{pA}/\sqrt{\text{Hz}}$</td>
</tr>
<tr>
<td>THD</td>
<td>Total Harmonic Distortion</td>
<td>$F = 10\text{kHz}$, $A_V = -10$</td>
<td>0.01</td>
<td></td>
<td>%</td>
</tr>
</tbody>
</table>

### Notes:

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 3: The maximum power dissipation is a function of $T_{J(\text{max})}$, $P_{D(\text{max})}$. The maximum allowable power dissipation at any ambient temperature is $P_{D} = (T_{J(\text{max})} - T_A)/\theta_{JA}$.

Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold type face).

Note 7: $V^+ = 15\text{V}$, $V_{\text{CM}} = 7.5\text{V}$, and $R_L$ connected to 7.5V. For Sourcing tests, $7.5V < V_O < 11.5V$. For Sinking tests, $2.5V < V_O < 7.5V$.

Note 8: $V^+ = 15\text{V}$. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 9: Input referred. $V^+ = 15\text{V}$ and $R_L = 10\text{k}\Omega$ connected to $V^+$. Each amp excited in turn with 1 kHz to produce $V_O = 13\text{VPP}$.

Note 10: Do not connect output to $V^+$, when $V^+$ is greater than 13V or reliability may be adversely affected.

Note 11: For operating at elevated temperatures the device must be derated based on the thermal resistance $\theta_{JA}$ with $P_{D} = (T_J - T_A)/\theta_{JA}$.

Note 12: All numbers apply for packages soldered directly into a PC board.
Typical Performance Characteristics $V_S = \pm 7.5\,\text{V}, T_A = 25^\circ\text{C}$ unless otherwise specified

- Supply Current vs Supply Voltage
- Input Bias Current
- Output Characteristics Current Sinking

- Output Characteristics Current Sourcing
- Input Voltage Noise vs Frequency
- CMRR vs Frequency

- Open-Loop Frequency Response
- Frequency Response vs Capacitive Load
- Non-Inverting Large Signal Pulse Response

- Stability vs Capacitive Load
- Stability vs Capacitive Load

Note: Avoid resistive loads of less than 500$\Omega$, as they may cause instability.
**Applications Hint**

**Amplifier Topology**

The topology chosen for the LMC6034, shown in Figure 1, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow a larger output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via \( C_F \) and \( C_{FF} \)) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.

**Compensating Input Capacitance**

The high input resistance of the LMC6034 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any stray capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. To maintain stability a feedback capacitor will probably be needed if

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) \leq \sqrt{8 \times 2\pi \times GBW \times R_F \times C_S}
\]

where \( \left( \frac{R_F}{R_{IN}} + 1 \right) \) is the amplifier’s low-frequency noise gain and \( GBW \) is the amplifier’s gain bandwidth product. An amplifier’s low-frequency noise gain is represented by the formula \( \left( \frac{R_F}{R_{IN}} + 1 \right) \) regardless of whether the amplifier is being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) > 2 \left( GBW \times R_F \times C_S \right)
\]

the following value of feedback capacitor is recommended:

\[
C_F = \frac{C_S}{2 \left( \frac{R_F}{R_{IN}} + 1 \right)}
\]

If

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) < 2 \left( GBW \times R_F \times C_S \right)
\]

the feedback capacitor should be:

\[
C_F = \sqrt{\frac{C_S}{GBW \times R_F}}
\]

Note that these capacitor values are usually significant smaller than those given by the older, more conservative formula:

\[
C_F = \frac{C_S R_{IN}}{R_F}
\]

**Compensation Example**

For the LMC6034, the compensation example is generally less than 10 pF. If the frequency of the feedback pole is much higher than the “ideal” closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of \( C_S \)), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the “ideal” –3 dB frequency, a feedback capacitor, \( C_F \), should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier’s low-frequency noise gain:

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) > 2 \left( GBW \times R_F \times C_S \right)
\]

**Applications Hint**

**Amplifier Topology**

The topology chosen for the LMC6034, shown in Figure 1, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow a larger output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via \( C_F \) and \( C_{FF} \)) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.

**Compensating Input Capacitance**

The high input resistance of the LMC6034 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. To maintain stability a feedback capacitor will probably be needed if

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) \leq \sqrt{8 \times 2\pi \times GBW \times R_F \times C_S}
\]

where \( \left( \frac{R_F}{R_{IN}} + 1 \right) \) is the amplifier’s low-frequency noise gain and \( GBW \) is the amplifier’s gain bandwidth product. An amplifier’s low-frequency noise gain is represented by the formula \( \left( \frac{R_F}{R_{IN}} + 1 \right) \) regardless of whether the amplifier is being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) > 2 \left( GBW \times R_F \times C_S \right)
\]

the following value of feedback capacitor is recommended:

\[
C_F = \frac{C_S}{2 \left( \frac{R_F}{R_{IN}} + 1 \right)}
\]

If

\[
\left( \frac{R_F}{R_{IN}} + 1 \right) < 2 \left( GBW \times R_F \times C_S \right)
\]

the feedback capacitor should be:

\[
C_F = \sqrt{\frac{C_S}{GBW \times R_F}}
\]

Note that these capacitor values are usually significant smaller than those given by the older, more conservative formula:

\[
C_F = \frac{C_S R_{IN}}{R_F}
\]
Applications Hint (Continued)

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for $C_F$ may be different from the one estimated using the breadboard. In most cases, the values of $C_F$ should be checked on the actual circuit, starting with the computed value.

Capacitive Load Tolerance

Like many other op amps, the LMC6034 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 3a, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.

FIGURE 3a. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to $V^+$ (Figure 3b). Typically a pull up resistor conducting 500 μA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).

FIGURE 3b. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6034, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6034’s inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp’s inputs. See Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12} \, \Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6034’s actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11} \, \Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier’s performance. See Figures 5a, 5b, 5c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 5d.

FIGURE 4. Example of Guard Ring in P.C. Board Layout
Application Hints (Continued)

(a) Inverting Amplifier

(b) Non-Inverting Amplifier

(c) Follower

(d) Howland Current Pump

FIGURE 5. Guard Ring Connections

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don’t insert the amplifier’s input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 6.

FIGURE 6. Air Wiring

BIAS CURRENT TESTING

The test method of Figure 7 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

\[ I_{b_+} = \frac{dV_{OUT}}{dt} \times C_2. \]

FIGURE 7. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of \( I_{b_+} \), the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

\[ I_{b_-} = \frac{dV_{OUT}}{dt} \times (C_1 + C_x) \]

where \( C_x \) is the stray capacitance at the + input.
Typical Single-Supply Applications ($V^+ = 5.0$ VDC)

Additional single-supply applications ideas can be found in the LM324 datasheet. The LMC6034 is pin-for-pin compatible with the LM324 and offers greater bandwidth and input resistance over the LM324. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC6034 is smaller than that of the LM324.

Low-Leakage Sample-and-Hold

Instrumentation Amplifier

Sine-Wave Oscillator

Oscillator frequency is determined by $R_1, R_2, C_1,$ and $C_2$: $f_{osc} = 1/2\pi RC$, where $R = R_1 = R_2$ and $C = C_1 = C_2$.

This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.0V.

1 Hz Square-Wave Oscillator

Power Amplifier

For good CMRR over temperature, low drift resistors should be used. Matching of $R_3$ to $R_6$ and $R_4$ to $R_7$ affect CMRR. Gain may be adjusted through $R_2$. CMRR may be adjusted through $R_7$. 

$V_{OUT} = \frac{R_2}{R_1} + 2R_1 \frac{R_4}{R_3}$ if $R_1 = R_5, R_3 = R_6$, and $R_4 = R_7$.

$= 100$ for circuit as shown.

For good CMRR over temperature, low drift resistors should be used. Matching of $R_3$ to $R_6$ and $R_4$ to $R_7$ affect CMRR. Gain may be adjusted through $R_2$. CMRR may be adjusted through $R_7$. 

$V_{OUT} = \frac{R_2}{R_1} + 2R_1 \frac{R_4}{R_3}$ if $R_1 = R_5, R_3 = R_6$, and $R_4 = R_7$.

$= 100$ for circuit as shown.
Typical Single-Supply Applications (V+ = 5.0 VDC) (Continued)

10 Hz Bandpass Filter

\[ f_o = 10 \text{ Hz} \]
\[ Q = 2.1 \]
Gain = -8.8

10 Hz High-Pass Filter

\[ f_c = 10 \text{ Hz} \]
\[ d = 0.895 \]
Gain = 1
2 dB passband ripple

1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)

\[ f_c = 1 \text{ Hz} \]
\[ d = 1.414 \]
Gain = 1.57

High Gain Amplifier with Offset Voltage Reduction

Gain = -46.8
Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).
Physical Dimensions inches (millimeters)

Small Outline Dual-In-Line Pkg. (M)
Order Number LMC6034IM
NS Package Number M14A
Physical Dimensions  inches (millimeters) (Continued)

- **Molded Dual-In-Line Pkg. (N)**
- **Order Number LMC6034IN**
- **NS Package Number N14A**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.